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Abstract: Flying-capacitor multiplexed modulation technology is suitable for bipolar DC microgrids
with higher voltage levels and higher current levels. The module combination and corresponding
modulation method can be flexibly selected according to the voltage level and capacity level. This paper
proposes a bipolar bidirectional DC/DC converter and its interleaved-complementary modulation
strategy that is suitable for bipolar DC microgrids. The converter consists of two flying-capacitor
three-level bidirectional DC/DC converters that are interleaved in parallel 90◦, and then cascaded with
another module to form a symmetrical structure of the upper and lower arms; the complementary
modulation of the upper and lower half bridges constitutes an interleaved complementary multilevel
bidirectional DC/DC converter. If the bidirectional converter needs to provide a stronger overcurrent
capability, more bridge arms can be interleaved in parallel. Once n bridge arms are connected in
parallel, the bridge arms should be interleaved 180◦/n in parallel. In bipolar DC microgrids, the upper
and lower arms should be complementarily modulated, and the input and output are isolated by the
inductance. To solve the current difference, caused by the inconsistent parasitic, the voltage-current
double closed-loop-control is used, and the dynamic response is faster during bidirectional operation.
This paper proposes theoretical analysis and experiments that verify bipolar bidirectional DC/DC
converter for high-power energy storage.
Keywords: bidirectional DC/DC converter (BDC); dual mode operation; current sharing; multiplexed
modulation
1. Introduction
With the high penetration of intermittent energy, such as solar and wind [1–3], a power electronic
interface for distributed energy storage is becoming increasingly attractive. The bidirectional DC/DC
converter (BDC) is an important piece of equipment for distributed energy storage in DC microgrids,
which helps to promote intermittent energy scale applications. The BDCs are widely used in DC
microgrids, due to their simple structure, easy expansion, and transmission power being independent
of transformers [4–7].
In particular, it plays a large irreplaceable role in the distributed energy storage of high voltage
and high power. For BDCs, current research focuses on buck/boost two-level converters and control
strategies for suppressing load disturbances [8,9]; however, switches are subject to low-voltages
applications. The voltage and current stresses of the converter are relatively high, so a multilevel
Electronics 2019, 8, 774; doi:10.3390/electronics8070774 www.mdpi.com/journal/electronics
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converter is required. A multiplexed multiphase and multilevel BDC is used for a wide range of
voltage variations (voltage conversion level less than 10 times); different from multilevel converters
required for a high-voltage DC transmission (voltage conversion level more than 10 times), relying on
transformer boosting to achieve a higher level of voltage conversion [10–12]. The n-level structure of
the multiplexed multilevel BDC reduce voltage stress only 1/n of the high-side voltage; the m-phase
of the multiplexed multiphase BDC reduce current stress only 1/m of the low-side current [13]. The
multiphase and multilevel BDC adopts the interleaved phase modulation technology to improve the
output current ripple frequency, reduce the filter capacitor ripple value in a DC microgrid [14–17].
When a battery is connected to a DC microgrid by a BDC, the BDC needs to have strong input and
output impedance matching capability to keep the system stable. In particular, when the BDC operates
in buck mode, the input impedance is large; when operating in boost mode, the input impedance
is small; when operating in bidirectional mode, the impedance adjustment range is wider, and the
response speed is faster, which is beneficial to the system stability [18].
H. L. Do. [19] proposed a soft-switching DC/DC converter with high voltage gain by a boost cell
and a coupled inductor cell. Soft-switching characteristic reduces the switching loss of active power
switches and increase the converter efficiency. However, the converter can only work in boost mode,
and only S2 and D4 can achieve ZVS turn-on. The S1-D4 current stress is uneven, and S1 has a higher
current stress. In high-voltage and high-power distributed energy storage, it is necessary to consider
the equalization and current sharing problems. X. S. Zhang et al. [20] proposed the idea of battery
energy storage systems (BESSs) with integrated wind farms to stabilize the grid power. High-power
BDCs are required to meet high power requirements.
R. Naderi et al. [21] proposed a dual flying capacitor active-neutral-point-clamped (DFC-ANPC)
DC/AC inverter with a five-level modulation method that achieves soft switching and neutral point
voltage balancing. More importantly, the five-level modulation method eliminates the transient
voltage balancing issue by series-connected switches of S5 and S6 and decreases the switching loss. F.
Mohammadi [22] discussed the configuration, operation and decoupled control mode of a VSC-HVDC.
Compared to the pulse width modulation (PWM) strategies, the vector control method generates
fewer voltage harmonics and allows to control the active and reactive power independently. The
vector control method is used to control the VSC-HVDC system, which is based on transforming a 3-ϕ
system into a 2-ϕ system by d-q frame. Droop control is easily affected by the line impedance and the
frequency fluctuation of the power grid, which reduces the distribution accuracy of the active and
reactive power. In the future, the bidirectional DC/DC converter (BDC) will be connected to a bipolar
DC microgrid by droop control.
Reference [23] used a DC bus capacitor to provide a three-level state (buck/boost synchronous
PWM modulation). However, the converter operates at high gain, and S1 is subjected to high current
stress, which exacerbates the switching losses. In Reference [24], a two-level buck/boost converter is
cascaded to form a three-level bidirectional DC/DC converter. However, the modulation method easily
causes inconsistent duty ratios of the upper and lower half bridges to be inconsistent, thereby affecting
the voltage equalization effect of the DC bus, and requires an additional voltage equalization control
loop at boost mode, which increases the complexity of the control structure.
This paper proposes a multiplexed modulation technique of the flying capacitor DC/DC converter
to meet the high-voltage and high-power requirements. The BDC has many advantages: (1) the bus
capacitor voltage is easily stabilized by the midpoint potential balance control of the rear inverter
circuit; (2) the BDC is easy to combine by the PWM sequence to achieve multiple modulations; (3) it is
easy to design the control loop and suppress phase-to-phase circulation; and (4) the BDC has a strong
fault tolerance ability, and failure of any one of the arms does not affect the operation of other arms.
The BDC is suitable for battery energy storage systems in bipolar DC microgrids.
This paper organized as follows. The Flying capacitor type three-level DC/DC basic unit in
Section 2. Multiple modulation techniques are presented in Section 3. Controller design in Section 4.
Experimental verifications in Section 5. Some conclusions are given in Section 6.
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2. Flying Capacitor Type Three-level DC-DC Basic Unit
This paper proposes a bidirectional DC/DC converter (BDC) topology with multiplexed modulation
strategy for a high-power system, as shown in Figure 1. The parallel operation improves the current
capability of the BDC; the voltage level is increased in series operation; and the high-voltage and
large-capacity characteristics are realized in series-parallel operation. The symbols and reference
directions are indicated in the figure. The basic unit of the flying-capacitor-type three-level bidirectional
DC/DC converter (3L_BDC) easily forms a bipolar BDC of high-voltage and high-current systems.
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Figure 1. The proposed bidirectional DC/DC converter. (a) Flying capacitor type three-level DC-DC
basic unit. (b) Two basic units parallel. (c) Two basic units parallel. (d) Four basic units mixed.
In Figure 1a, UL is the input-side voltage, UH is the DC bus side voltage, CL is the battery-side
capacitance, and CH is the DC bus side capacitance. The conduction time of S3 and S4 is defined as Ton




00 (S1, S2 ON, S3, S4 OFF)
01 (S2, S4 ON, S1, S3 OFF)
10 (S1, S3 ON, S2, S4 OFF)
11 (S3, S4 ON, S1, S2 OFF)
. (1)
The modal analysis is performed on the basic unit of the flying-capacitor-type three-level
bidirectional DC/DC converter. The key waveform is shown in Figure 2. When the operating mode at
D > 0.5, the switching mode of S3 and S4 is only 01, 10, 11, and not 00. The voltage at the two points of
AB is 0.5UH or 0; at D < 0.5, the switching mode of S3 and S4 is only 00, 01, 10, and not 11. The voltage
of AB is UH or 0.5UH. The inductive current flowing from the low-voltage side to the high-voltage
si e is defined as the positive direction.
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2.1. Operational Modal Analysis D > 0.5
During the switching cycle, there are three modes of 11, 01, and 10 for each arm.
1. ode M3 = 11, S1 and S2 are turned off, S3 and S4 are turned on, S1 and S2 voltage stress are
UH/2, the voltage of AB two-point is UAB = 0, the inductor voltage across L1 is UL, and iL flows to
the high-voltage side and linearly increases:
.
iL = −
rL iL + 1 UL.
UH = − 1RHCH UH.
Uf = 0
. (2)
2. Mode M1 = 01, S1 and S3 turn off, S2 and S4 turn on, the S1 and S3 voltage stresses are UH/2,
the flying capacitor Cf1 charge according to the differential equation Cf1 dUf1/dt = Ic, that is
∆Uf1=t2Ic/Cf1 = Qc/Cf1, UAB = Uf1 = UH/2, the inductor L1 is UL - UAB < 0, the inductor current iL
decreases linearly, and the average inductor current is IL = Ic.
.





UH = − 1RHCH UH.
Uf = 1Cf iL
. (3)
3. Mode M3 = 11, S1 and S2 are turned off, S3 and S4 are turned on, the S1 and S2 voltage stresses
are UH/2, the voltage of the two-point of AB is UAB=0, the voltage of the inductance L1 is UL, and
iL flows to high voltage side and linearly increase, as shown in Equation (2).
4. ode 2 = 10, S2 and S4 are turned off, S1 and S3 are turned on, the S2 and S4 voltage stresses
are UH/2, flying capacitor Cf1 is discharged, U B = UH − Uf1 = UH/2, the voltage across inductor
L1 is UL − UAB < 0, and iL flows to the high-pressure side and decreases linearly. The column
















Uf = − 1Cf iL
. (4)
According to the duty cycle definition, each equation group for the modal action time can be
listed during the switching period:
t1 + t2 + t3 = DTs
t1 + t3 + t4 = DTs





t1 + t3 = (2D− 1)Ts
. (5)
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The inductance satisfies the volt-second balance condition:







2.2. Operational Modal Analysis D < 0.5
During the switching cycle, each arm has three modes of 00, 10, and 01.
1. Mode M0 = 00, S3 and S4 are turned off, S1 and S2 are turned on, the voltage of AB is UAB =
UH, S3 and S4 voltage stress are UH/2, the voltage of inductance L1 is UL − UH, iL flows to the








UH = − 1RHCH UH.
Uf = 0
. (7)
2. Mode M2 = 10, S2 and S4 are turned off, S1 and S3 are turned on, S2 and S4 voltage stress are UH/2,
Cf1 is discharging, UAB = UH −Uf1 = UH/2, the voltage across inductor L1 is UL −UAB>0, iL flows
to the high-voltage side and increases linearly, and the differential equation can be expressed as
Equation (4).
3. Mode M0 = 00, S3 and S4 are turned off, S1 and S2 are turned on, the voltage of AB is UAB = UH,
S3 and S4 voltage stress are UH/2, inductance L1 voltage is UL − UH, iL flow to high voltage side
and the linearity is reduced, and the differential equation can be expressed as Equation (7).
4. Mode M1 = 01, S1 and S3 are turned off, S2 and S4 are turned on, S1 and S3 voltage stresses are
UH/2, flying capacitor Cf1 is charging, UAB = Uf1 = UH/2, the inductor voltage across L1 is UL −
UAB > 0, iL flows to the high-voltage side and increases linearly, and the differential equation can
be expressed as Equation (3). According to the duty cycle definition, each mode action time can
be expressed as: 
t2 = DTs
t4 = DTs
t1 + t3 = (1− 2D)Ts
. (8)
The inductance satisfies the volt-second balance:







3. Multiple Modulation Technique
3.1. Two Arms Interleaved Parallel Modulation
Two arms are paralleled, as shown in in Figure 1b, to increase the overcurrent capability and
reduce the input side ripple. Arm 1 is composed of S1-S4, the inductor L1 and the flying capacitor Cf1;
and arm 2 is composed of S5, S6, S7, S8, the inductor L2 and the flying capacitor Cf2. Among them,
S1 and S4 are turned on complementarily, S2 and S3 are turned on complementarily, the modulated
waves of S1 and S2 are interleaved 180◦, and the S3 and S4 modulated waves are interleaved 180◦, as
shown in Figure 3. Arm 2 is modulated in the same manner as arm 1 with a phase lag of 90◦.
Two arms are interleaved 90◦ in parallel; eight modes are used at 0.5 < D < 0.75, and other eight
modes are used at 0.25 < D < 0.5. The working mode of the space ratio is shown in Table 1. In the
forward power flow (Boost mode), the inductor currents iL1 and iL2 are positive and flow from the
low voltage side to the high voltage side. When the negative power flows (Buck mode), the inductor
currents of iL1 and iL2 are negative, and the high voltage side flows to the low voltage side. The driving
signal between the two arms is interleaved 90◦, and the other side bridge arm switch maintains the
Electronics 2019, 8, 774 6 of 15
original state when one side bridge arm is operated. After the inductor current is superimposed, the
low-voltage side current is iL = iL1 + iL2 doubling the pulsation frequency, and the ripple of the iL
is reduced.
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Table 1. Two arms interleaved parallel coding.
0~0.25 D = 0.25 0.25~0.5 D = 0.5 0.5~0.75 D = 0.75 0.75~1
0000 0010 1010 1010 0101 1101 1111
0010 0010 0010 1010 1101 1101 1101
0000 0100 0110 0110 1001 1011 1111
0100 0100 0100 0110 1011 1011 1011
0000 0001 0101 0101 1010 1110 1111
0001 0001 0001 0101 1110 1110 1110
0 1 0 1001 10 0110 0 1 11
1 1000 0111 0 1
c rrent is superimposed, the low-voltage side current is iL = iL1 + i 2
, and the ripple of the iL is reduced. Ac ording to Equations (2)–( ),
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Correspondingly, the ripple current of the inductor of two-level bidirectional DC/DC (2L_ BDC)





To reduce currents ripple, n arms can be cascaded, and the drive signals between the arms
are interleaved 180◦/n. The more arms that participate in interleaved parallel connection, the more
obvious the ripple reduction effect, and the more characteristic point of zero ripple appear at th
same time—these zero ripple point s ow a uniform distribution law. The aforemen ed analysis
shows that the voltage stress on the switches and the flying capacitors of the 3L_BDC is half of UH,
which is just half of the traditional 2L_BDC. To reduce the voltage stress, it is necessary to employ a
series connection.
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3.2. Two Arms Complementary Series Modulation
The topology is connected in series with two inductors to reduce the inductor current ripple
amplitude; the low voltage side is isolated from the output side by two inductors, which can improve
the energy storage unit safety; the series structure can reduce the voltage stress of the switches and
increase the voltage level of the DBC, as shown in Figure 1c. The inductor current waveform during
complementary modulation is shown in Figure 4. S4 and Q1 are the same drive signal, S3 and Q2 are
the same drive signal, S2 and Q3 are the same drive signal, and S1 and Q4 are the same drive signal;
that is, the switch modulation is based on the topology. The switching period inductance fluctuation
frequency is equal to twice of the switching frequency, the inductance fluctuation amplitude is half of
that of the single submodule, and the remaining mode complementary series modulation is shown in
Table 2.
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0 ~ 0.25 0.25 0.25 ~ 0.5 0.5 0.5 ~ 0.75 0.75 0.75 ~ 1 
00/11 00/11 00/11 01/10 11/00 11/00 11/00 
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00/11 00/11 00/11 01/10 11/00 11/00 11/00 
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3.3. Four Arms Mixed Modulation 
To meet the large-capacity requirements in the bipolar DC bus, the voltage and current stress of 
the switching tube should be reduced, so a four-arms mixed converter is proposed, that is, the 
cascaded form of the interleaved parallel flying-capacitor type three-level converter, as shown in 
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Table 2. Two arms complementary series coding.
0~0.25 0.25 0.25~0.5 0.5 0.5~0.75 0.75 0.75~1
00/11 00/11 00/11 01/ 0 1/00 11/00 11/00
01/10 01/10 01/10 10/01 10/01 10/01 10/01
00/11 00/11 00/11 01/10 11/00 11/00 11/00
10/01 10/01 10/01 10/01 01/10 01/10 01/10
The voltage stress on the switches and the flying capacitors is 0.25 UH in Figure 1c. In order to
reduce the voltage and current stress, it is necessary to increase the series and parallel bridge arms





, (D > .5)
(2UL−UH)D
2(L1+L3) fs
, (D ≤ 0.5)
. (12)
3.3. Four Arms Mixed Modulation
To meet the large-capacity requirements in the bipolar DC bus, the voltage and current stress of
the switching tube should be reduced, so a four-arms mixed converter is proposed, that is, the cascaded
form of the interleaved parallel flying-capacitor type three-level converter, as shown in Figure 1d. The
left and right parallel arms are interleaved 90◦ parallel modulation, and the upper and lower series
arms are complementarily connected in series. For example, when 0.5 < D < 0.75, in mode 0101/1010,
it means S3 is off, S4 is on, S7 is off, S8 is on; while, Q3 is on, Q4 is off, Q7 is on, and Q8 is off. The
modulation rule of the BDC is shown in Figure 5.
Electronics 2019, 8, 774 8 of 15
Electronics 2019, 8, x FOR PEER REVIEW 8 of 15 
 
Figure 1d. The left and right parallel arms are interleaved 90° parallel modulation, and the upper 
and lower series arms are complementarily connected in series. For example, when 0.5 < D < 0.75, in 
mode 0101/1010, it means S3 is off, S4 is on, S7 is off, S8 is on; while, Q3 is on, Q4 is off, Q7 is on, and Q8 










































































































































































































































Figure 5. The key waveform of the four arms mixed. (a) Mode 0.5 < D < 0.75, (b) Mode 0.25 < D < 0.5. 
By mixed modulation, the average inductor current is only half of the single-arm current, 
the ripple frequency is doubled, the flying capacitor voltage is 0.25 UH, and the voltage stress of 
the switch is only 0.25 UH compared to the 2L_BDC. The modulation is shown in Table 3. To 
compare the characteristics of the structure, shown in Figure 1, the voltage and current stress 
conditions are listed in Table 3, and the four arms mixed modulation is more suitable for bipolar 
high-power applications. This modulation strategy helps to control and protect the design of 
the circuit. A topological comparison of the proposed BDC in this paper with others are shown 
in Table 4. 
Table 3. Four arms mixed modulation coding. 
0 ~ 0.25 D = 0.25 0.25 ~ 0.5 D = 0.5 0.5 ~ 0.75 D = 0.75 0.75 ~ 1 
0000/1111 0010/1101 1010/0101 1010/0101 0101/1010 1101/0010 1111/0000 
0010/1101 0010/1101 0010/1101 1010/0101 1101/0010 1101/0010 1101/0010 
0000/1111 0100/1011 0110/1001 0110/1001 1001/0110 1011/0100 1111/0000 
0100/1011 0100/1011 0100/1011 0110/1001 1011/0100 1011/0100 1011/0100 
0000/1111 0001/1110 0101/1010 0101/1010 1010/0101 1110/0001 1111/0000 
0001/1110 0001/1110 0001/1110 0101/1010 1110/0001 1110/0001 1110/0001 
0000/1111 1000/0111 1001/0110 1001/0110 0110/1001 0111/1000 1111/0000 
1000/0111 1000/0111 1000/0111 1001/0110 0111/1000 0111/1000 0111/1000 
  
Figure 5. The key waveform of the four arms mixed. (a) Mode 0.5 < D < 0.75, (b) Mode 0.25 < D < 0.5.
By mixed modulation, the average inductor current is only half of the single-arm current, the
ripple frequency is doubled, the flying capacitor voltage is 0.25 UH, and the voltage stress of the
switch is only 0.25 UH compared to the 2L_BDC. The modulation is shown in Table 3. To compare the
characteristics of the structure, shown in Figure 1, the voltage and current stress conditions are listed in
Table 3, and the four arms mixed modulation is more suitable for bipolar high-power applications. This
modulation strategy helps to control and protect the design of the circuit. A topological comparison of
the proposed BDC in this paper with others are shown in Table 4.
Table 3. Four arms mixed modulation coding.
0~0.25 D = 0.25 0.25~0.5 D = 0.5 0.5~0.75 D = 0.75 0.75~1
0000/1111 0010/1101 1010/ 101 1010/0101 01 1/1010 1101/001 1111/0 00
0010/1101 0010/1101 0010/1101 1010/0101 1101/0010 1101/0010 1101/0010
0000/1111 0100/1011 0110/1001 0110/1001 1001/0110 1011/0100 1111/0000
0100/1011 0100/1011 0100/1011 0110/1001 1011/0100 1011/0100 1011/0100
0000/1111 0001/1110 0101/1010 0101/1010 1010/0101 1110/0001 1111/0000
0001/1110 0001/1110 0001/1110 0101/1010 1110/0001 1110/0001 1110/0001
0000/1111 1000/0111 1001/0110 1001/0110 0110/1001 0111/1000 1111/0000
1000/0111 1000/0111 1000/0111 1001/0110 0111/1000 0111/1000 0111/1000
4. Controller design
Define the state variable as x = [ iL, UH, Uf ]T, the input variable as u = UL, the transfer function
as Gid(s) from the duty cycle d to the inductor current iL and the transfer function Gud(s) from the duty













s + RHUL −
rLUL
(1−D)2
CHLRHs2 + Ls + RH(1−D)
2 + rL
, (14)
where, RH is Rload, and rL is the inductance parasitic resistance.
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The main circuit parameters of the converter are shown in Table 5. Due to the inconsistent
impedance of the IGBT parasitic parameters and the inductor winding process, the main loop has a
certain degree of impedance difference. The controller’s PI regulator is Gc(s) = k1 + k2/s, where k1 = 0.1,
k2 = 50, and the control block diagram is shown in Figure 6.
Table 4. Topological comparison.
(a) Comparison in terms of passive component and out gain, inductor ripple current and switching
frequency.
Proposed Number ofElements Gain of Voltage ∆iL f∆iL












, (D > 0.5)
(2UL−UH)D
2L1 fs
, (D ≤ 0.5)
2f s




, (D > 0.5)
(2UL−UH)D
2L1 fs
, (D ≤ 0.5)
4f s




, (D > 0.5)
(2UL−UH)D
2(L1+L3) fs
, (D ≤ 0.5)
2f s




, (D > 0.5)
(2UL−UH)D
2(L1+L3) fs
, (D ≤ 0.5)
4f s
(b) Comparison in terms of out capacitor, flying capacitor voltage, voltage across switch, inductor current










SC [23] 2 UL/(1-D) 0.5 UH 0.5 UH IL Weak
Double Buck/Boost [24] UL/(1-D) No 0.5 UH IL Weak
Basic FC [5] UL/(1-D) 0.5 UH 0.5 UH IL Weak
Interleaved FC [7] UL/(1-D) 0.5 UH 0.5 UH 0.5 IL Average
Complementary FC [21] UL/(2-2D) 0.25 UH 0.25 UH IL Average
This paper UL/(2-2D) 0.25 UH 0.25 UH 0.5 IL Strong
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Figure 6. The control strategy. (a) & (c) are single voltage loop and its Bode without current loop
control. (b) & (d) are double voltage-current loop and its Bode with current loop control.
The Bode diagram of the proposed control strategy by a single voltage loop, as shown in Figure 6c.
The low frequency range is 30 dB, the high frequency band traverses 0 dB with a slope of −20 dB/dec,
and the corner frequency is 120 Hz. The gain crossover frequency is 4 kHz, the hase margin is 90◦,
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and the system is stable; however, the gain is higher than 0dB at 0.1 times of switching frequency.
The current inner loop uses inductor current feedback, as shown in Figure 6d. The PI regulator is
Gc(s) = 0.1 + 50/s, the crossing frequency of the open-loop transfer function is 449 Hz when crossing the
0 dB line, and the phase margin is 70◦ at the crossing frequency. It can be judged that the closed loop
system is stable. A first-order low-pass filter is added to the loop due to the influence of high frequency
noise. The cutoff frequency of the first-order low-pass filter (ωc = 2πfc) is set at 0.1 times the switching
frequency, and the gain margin kg (f c = 2 kHz) is 13.4 dB, which is ideal. The pole introduced by the
first-order LPF is far from the real axis, and has little effect on the bode diagram and can be ignored.
Table 5. The Parameters of BDC.
Parameters Value Parameters Value
UL/V 150~220 CL/µF 220
UH/V 400 CH/µF 110
Po/kW 1 Cf1/µF 110
L1~L2/mH 2 Cf2/µF 110
rL/Ω 0.2 f s/kHz 20
5. Experimental result
The experimental platform is shown in Figure 7. In the platform, the DC power supply E and
resistance R are used to simulate the power generation change of the renewable energy source. The
rated voltage of the DC power supply E is 450 V, and the DC bus voltage rating is 400 V. Super
capacitor rated voltage is 250 V, rated capacity is 10 F, maximum discharge current is 15 A, charging
current is 10 A, super capacitor voltage UL range is 150~220 V; switching frequency f s is 20 kHz.
DC power supply Chroma 62050H-600 (Chroma Systems Solutions, Inc., Foothill Ranch, CA, USA),
DC probe YOKOGAWA 701934 (Yokogawa Electric, Inc., Tokyo, Japan), oscilloscope Tek DPO2024B
(Tektronix, Inc., Beaverton, OR, USA). The control chip uses DSP (TMS28335) combined with FPGA
(EP3C25Q240); DSP is used for signal sampling and control signal generation, and FPGA is used to
generate the modulated wave. To test the feasibility of multiple applications, super capacitor UL =
200V, high side load RH = 200 Ω, adjustable power supply E = 450 V, resistance R = 10 Ω; during
switch S disconnection, super capacitor discharge, converter operates on boost 0.5 < D < 0.75 mode,
the high side capacitor voltage is stable to UH = 400 V. Super capacitor UL = 250 V, high-voltage-side
load RH = 200 Ω, adjustable power supply E = 450 V, resistance R = 10 Ω; during switch S closing,
super capacitor charging.
Electronics 2019, 8, x FOR PEER REVIEW 11 of 15 
 
(Tektronix, Inc., Beaverton, OR, USA). The control chip uses DSP (TMS28335) combined with FPGA 
(EP3C25Q240); DSP is used for signal sampling and control signal generation, and FPGA is used to 
generate the modulated wave. To test the feasibility of multiple applications, super c pacitor UL = 
200V, high side load RH = 200 Ω, adjustable power su ply E = 450 V, resistance R = 10 Ω; during 
switch S disconnection, super capacitor discharge, converter operates on boost 0.5 < D < 0.75 mode, 
the high side capacitor voltage is stable to UH = 400 V. Super capacitor UL = 250 V, high-voltage-side 
load RH = 2 0 Ω, adjustable power su ply E = 450 V, resistance R = 10 Ω; during switch S closing, 
















































(a) System photo (b) Control System
 
Figure 7. Experimental setup. (a) The experimental system, (b) Control system logic 
In the project, due to the inconsistent IGBT parasitic parameters and the inconsistent impedance 
caused by the inductor winding process, the main loop objectively has impedance differences. 
The voltage and current double closed-loop PI regulators are used for impedance matching. 
The two control loops share the voltage outer loop, and the current inner loop uses respective 
inductor current feedback. The control loop is shown in Figure 7b. The difference in the modulation 
signals generated by the control loop adjusts the respective output impedances to achieve current 
sharing control. The left and right arms are interleaved 90° parallel, the two inductor current ripples 
cancel each other, and the output voltage is stable, as shown in Figures 8 and 9. The current iL 
fluctuating frequency is twice of the switching frequency, and the inductor current fluctuation 
amplitude is reduced, due to iL through two inductors evenly. Two arms series, the flying capacitor 
voltage is 0.25 UH, as shown in Figure 10. The inductor current ripple is small, and the flying 
capacitor voltage is equal to 0.25 UH. 















































































































































Figure 7. Experimental setup. (a) The experimental system, (b) Control system logic.
In the project, due to the inconsistent IGBT parasitic parameters and the inconsistent impedance
caused by the inductor winding process, the main loop objectively has impedance differences.
The voltage and current double closed-loop PI regulators are used for impedance matching. The
two control loops share the voltage outer loop, and the current inner loop uses respective inductor
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current feedback. The control loop is shown in Figure 7b. The difference in the modulation signals
generated by the control loop adjusts the respective output impedances to achieve current sharing
control. The left and right arms are interleaved 90◦ parallel, the two inductor current ripples cancel each
other, and the output voltage is stable, as shown in Figures 8 and 9. The current iL fluctuating frequency
is twice of the switching frequency, and the inductor current fluctuation amplitude is reduced, due to
iL through two inductors evenly. Two arms series, the flying capacitor voltage is 0.25 UH, as shown in
Figure 10. The inductor current ripple is small, and the flying capacitor voltage is equal to 0.25 UH.
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Figure 8. Left and right arms interleaved 90º parallel without circumferential inhibition. (a) Boost
mode. (b) Buck mode.
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Switch S is turned on at tON, and the supercapacitor charging power is 800 W in buck mode. 
Switch S is turned off at tOFF, and the supercapacitor discharging power is 1200 W in boost mode, as 
shown in Figure 11. The dynamic response time is less than 20 ms from charging to discharging. The 
dynamic response time is 400 ms from discharging to charging in the four-arms mixed modes. The 
flying capacitor voltage is always stable, and the DC bus voltage fluctuation is less than 20 V. The 
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(b) Buck mode.
Switch S is turned on at tON, and the supercapacitor charging power is 800 W in buck mode. Switch S is
turned off at tOFF, and the supercapacitor discharging power is 1200 W in boost mode, as shown in Figure 11.
The dynamic response time is less than 20 ms from charging to discharging. The dynamic response time is
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400 ms from discharging to charging in the four-arms mixed modes. The flying capacitor voltage is always
stable, and the DC bus voltage fluctuation is less than 20 V. The input voltage varies between 150–220 V, the
output voltage is stable at 400 V, and the change range of D is 0.63–0.45. From the experimental results in
Figures 8–11, it can be seen that the input and output side voltage ripple is less than 1%, and the current
ripple frequency is relatively small, which is beneficial to the stable operation of the energy storage unit.
When Q7 shorted, iL4 ripple is only once per cycle, losing the advantage of three levels. However, the overall
performance of the converter remains stable, and the input and output voltage ripples are low, as shown in
Figure 12. Therefore, the BDC has a strong fault tolerance ability, and failure of any one of the arms does not
affect the operation of other arms.
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 Figure 12. Switch Q7 short circuit experiment.
The efficiency is reduced, due to the inherent loss increase with a light load. Since there is a dead
time of 1.5 µs when the converter is actually running, energy can be transferred from the low voltage
side to the high voltage side through the IGBT body diode during dead time, as shown in Figure 13.
Thus, the boost mode efficiency is higher than the buck mode. The efficiency curve is more than 90%
from light load to heavy load, meeting design requirements.
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6. Conclusions 
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